

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

·	In Re Patent Application of:)		
Filed: March 30, 2004) For: A SCALABLE NON-BLOCKING) SWITCHING NETWORK FOR)	Peter M. Pani et al.	.)	Examiner:	Not yet assigned
For: A SCALABLE NON-BLOCKING) SWITCHING NETWORK FOR)	Application No.: 10/814,943)	Art Unit:	Not yet assigned
SWITCHING NETWORK FOR)	Filed: March 30, 2004)		
)	SWITCHING NETWO	ORK FOR)		

Commissioner for Patents PO Box 1450 Alexandria, Virginia 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with copies of the non-patent art. It is respectfully requested that the cited documents be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicants.

FIRST CLASS CERTIFICATE OF MAILING

hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to Commissioner for Patents, PO Box 1450, Alexandria, Virginja 22313-1450.
Date of Deposit
JUANITA BRISCOE Name of Person Mailing Correspondence
Manufacture of Person Waying Correspondence 4/20/04
Signature C Dafe

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement is material to patentability.

Pursuant to 37 C.F.R. § 1.97, this Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of the appropriate paragraph):

_X	37 C.F.R. §1.97(b).
	37 C.F.R. §1.97(c). If so, then enclosed with this Information Disclosure Statement is <u>one</u> of the following:
	A statement pursuant to 37 C.F.R. §1.97(e) or
	A check for \$180.00 for the fee under 37 C.F.R. § 1.17(p).
	37 C.F.R. §1.97(d). If so, then enclosed with this Information Disclosure Statement are the following:
	(1) A statement pursuant to 37 C.F.R. §1.97(e); and

(2) A check for \$180.00 for the fee under 37 C.F.R. §1.17(p) for submission of the Information Disclosure Statement.

If there are any additional charges, please charge Deposit Account No. 02-2666.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 9/40, 2004

Daniel E. Ovanezian

Reg. No. 41,236

12400 Wilshire Blvd.

Seventh Floor

Los Angeles, CA 90025-1026

(408) 720-8300

Substitute for Form 1449A/PTO (Modified) (use as many pricets as necessary)		1449A/PTO (Modified) heets as necessary)	Attorney Docket No.: 001207.P011	Application Number: 10/814,943	
0	120 m	8	First Named Inventor: Peter M.	Pani	
AMENIT & TRIBE			Filing Date: March 30, 2004		
		OTHER ART - NO PATENT	LITERATURE DOCUMENTS		
Examiner Initials*	, , , , , , , , , , , , , , , , , , ,				
		Altera Corporation Date Sheet, Flex EPF81188 12,000 Gate Programmable Logic Device, September 1992, Ver. 1, pp. 1-20.			
		ATMEL Field Programmable Arrays, AT 6000 Series, 1993, p. 1-16.			
٠		BRITTON, et al., "Optimized Reconfigurable Cell Array Architecture for High- Performance Field Programmable Gate Arrays," Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, 1993, pp. 7.2.1 7.2.5.			
		BUFFOLI, E., et al., "Dynamically Reconfigurable Devices Used to Implement a Self- Tuning, High Performances PID Controller," 1989 IEEE, pp., 107-112.			
		BURSKY, D., "Fine-Grain FPGA Architecture Uses Four Levels of Configuration Hierarchy," 2328 Electronic Design, 41, No. 20, Cleveland, OH, October 1, 1993, pp. 33-34.			
		Cliff, et al., "A Dual Granularity and Glo Programmable Logic Device", IEEE '93 p		for a	
		DEVADES, S., et al., "Boolean Decompo 1988, pp. 2.5.1 – 2.5.5.	sition of Programmable Logic Arra	ays," IEEE	
		F. Zlotnick, P. Butler, W. Li, D. Tang, "A SRAM Based FPGAs", p. 321-326, Wesco		Approach to	
		LIU, D.L., et al., "Design of Large Embed Transactions on Computed-Aided Design			
		Minnick, R.C., "A Survey of Microcellula	nr Research", vol. 14, no. 2, 4/1967,	pp. 203-241.	

Examiner		 	Date	
Signature	- 35.0	 	Considered	

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.

¹Unique citation designation number. ²Applicant is to place a check mark here if English language Translation is attached.

Substitute for Form 1449A/PTO (Modified) (use as many sheets as necessary)			Attorney Docket No.: Application Number: 001207.P011 10/814,943		Number:
			First Named Inventor: Peter M.	Pani	
			Filing Date: March 30, 2004		
		OTHER ART - NO PATEN	NT LITERATURE DOCUMENTS		
Examiner Initials*	Cite No ¹	of the item (book, magazine, journal, se	AL LETTERS), title of the article (when appropriate), title serial, symposium, catalog, etc.), date, page(s), volumeher, city and/or country where published		
	Motorola Project Brief, "MPA10xx Field Programmable Gate Arrays," September 27, 1993, 2 pages.				
	Robert H. Krambeck, "ORCA: A High Performance, Easy to Use SRAM Based Architecture", p. 310-320, Wescon September 28-30, 1993.				
		SHOUP, R. G., "Programmable Cellular Logic Arrays," Abstract, Ph.D. Dissertation, Carnegie Mellon University, Pittsburgh, PA, March 1970, (partial) pp. ii-121.			
	Sinan Kaptanoglu, Greg Bakker, Arun Kundu, Ivan Corneillet, Ben Ting, "A New High Density and Very Low Cost Reprogrammable FPGA Architecture", 10 pages, Actel Corporation.				
SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits," Contract No. AF 19 (628) 2907, Project No. 4645, Task No. 464504, Final Report, November 30, 1965.					
		SUN, Y., et al., "An Area Minimizer for International Conference on Computer		s," 1992	
		VIDAL, J. J., "Implementing Neural N Transactions on Acoustic, Speech, and pp. 1180-1190.	•		
		Wang, P. et al. IEEE, "A High Perform Structure", pp. 239-242 (May 30, 1994)		onnection	
		Xilinx, "The Programmable Gate Arra	y Data Book", 1992.		

Examiner	Date	
Signature	Considered	

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.

¹Unique citation designation number. ²Applicant is to place a check mark here if English language Translation is attached.